They have several CPUs (referred as "cores") integrated onto a single integrated-circuit chip. Each has its own L1 and L2 cache. The L1 cache is split into two parts:

• one to hold recently fetched instructions
• one to hold data